Yeshwanth Abburi Email & Phone Number | Hardware Systems Engineer with strong front-end chip design(digital,analog,mixed-signal) & software engineering skills. Solid knowledge of full-stack (writing applications in high-level languages -> code generation & optimization -> verifying the behavior in hardware). Domain specialities with real-time experience include Graphics(GPU), Signal Processing (Audio/Image/Video coders), CPU, Memory Controllers, Interconnects & Deep Learning. On the Artificial Intelligence front, I'm proficient developing models using supervised, unsupervised ML algorithms and also using deep learning algorithms for Computer Vision and Natural Language Processing applications. On the hardware systems digital design front, I'm proficient in RTL design, architecting large scale testbenches using multi-threaded OOP based UVM methodology and FPGA prototyping. I've decent exposure to RTL synthesis, DFT insertion, Place & Route, Timing closure, DRC & LVS. On the systems software engineering front, I've solid knowledge of Linux kernel internals (process schedulers, concurrency/synchronization, memory management, file systems). I'm proficient in firmware/BIOS, device driver development and embedded linux kernel & parallel programming. On the analog & mixed-signal front, I've decent exposure to transistor level circuit design of components such as ADC/DACs, PLLs, Amplifiers, Filters & Oscillators. Hardware Description Languages : VHDL, Verilog, System Verilog, Verilog-AMS Hardware Verification Languages : SystemVerilog, SystemC Assembly Languages : armv8(64-bit), armv7(32-bit), x86 Compilers/Linkers/Assemblers : GCC, CLANG, Open64, llvm, armasm High Level Languages : C, C++, Java, Scala Scripting : Python, Perl, Lua, Javascript Graphics Programming API : OpenGL, Metal, Vulkan, CUDA Parallel Programming API : OpenCL, OpenMP, Posix, MPI, Apache Spark Video/Image Compression Codecs : H264, HEVC, JPEG Hardware Bus Protocols : I2C, SPI, APB, AHB, AXI, USB, PCIE, SATA, CAN, SCSI, LPDDR4 Simulation/Circuit Design : Matlab, HSpice Python ML/DeepLearning Packages : Sci-kit Learn, OpenCV, Pandas, Keras, TensorFlow, Seaborn

Yeshwanth Abburi

Hardware Systems Engineer with strong front-end chip design(digital,analog,mixed-signal) & software...
Austin, Texas Metropolitan Area, United States

*50 free lookup(s) per month.

No credit card required.

Yeshwanth Abburi’s Email yeshwanth@apple.com

Yeshwanth Abburi’s Phone Numbers

Get YESHWANTH’s Phone Number (For Free)

Social Media

Yeshwanth Abburi’s Location Austin, Texas Metropolitan Area, United States

Yeshwanth Abburi’s Current Industry Apple

Yeshwanth Abburi’s Prior Industry Juniper Networks | Ibm Labs

Not the Yeshwanth Abburi you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Apple

ASIC Design Engineer - Video Coders

2017-06-01 00:00:00 - Present

Juniper Networks

ASIC Design Engineer - Packet Routing & Switching

2011-06-01 00:00:00 - 2014-05-01 00:00:00

Ibm Labs

ASIC Design Intern

2010-05-01 00:00:00 - 2010-08-01 00:00:00

Skills

No Skills Available

Languages

No Languages Available

FAQ About Yeshwanth Abburi

Yeshwanth Abburi is located at
Austin, Texas Metropolitan Area, United States

Yeshwanth Abburi is a Hardware Systems Engineer with strong front-end chip design(digital,analog,mixed-signal) & software engineering skills. Solid knowledge of full-stack (writing applications in high-level languages -> code generation & optimization -> verifying the behavior in hardware). Domain specialities with real-time experience include Graphics(GPU), Signal Processing (Audio/Image/Video coders), CPU, Memory Controllers, Interconnects & Deep Learning. On the Artificial Intelligence front, I'm proficient developing models using supervised, unsupervised ML algorithms and also using deep learning algorithms for Computer Vision and Natural Language Processing applications. On the hardware systems digital design front, I'm proficient in RTL design, architecting large scale testbenches using multi-threaded OOP based UVM methodology and FPGA prototyping. I've decent exposure to RTL synthesis, DFT insertion, Place & Route, Timing closure, DRC & LVS. On the systems software engineering front, I've solid knowledge of Linux kernel internals (process schedulers, concurrency/synchronization, memory management, file systems). I'm proficient in firmware/BIOS, device driver development and embedded linux kernel & parallel programming. On the analog & mixed-signal front, I've decent exposure to transistor level circuit design of components such as ADC/DACs, PLLs, Amplifiers, Filters & Oscillators. Hardware Description Languages : VHDL, Verilog, System Verilog, Verilog-AMS Hardware Verification Languages : SystemVerilog, SystemC Assembly Languages : armv8(64-bit), armv7(32-bit), x86 Compilers/Linkers/Assemblers : GCC, CLANG, Open64, llvm, armasm High Level Languages : C, C++, Java, Scala Scripting : Python, Perl, Lua, Javascript Graphics Programming API : OpenGL, Metal, Vulkan, CUDA Parallel Programming API : OpenCL, OpenMP, Posix, MPI, Apache Spark Video/Image Compression Codecs : H264, HEVC, JPEG Hardware Bus Protocols : I2C, SPI, APB, AHB, AXI, USB, PCIE, SATA, CAN, SCSI, LPDDR4 Simulation/Circuit Design : Matlab, HSpice Python ML/DeepLearning Packages : Sci-kit Learn, OpenCV, Pandas, Keras, TensorFlow, Seaborn