Ravi Siddanath Email & Phone Number | Over 13 years of semiconductors experience. Expertise in Memory compiler Layout and Tiler/Netlister development. Worked on technology nodes from 90nm to 5nm. Hands on experience with Bulk CMOS, SOI CMOS, FINFET. Expertise in DRC, LVS, ERC, EMIR, DFM, Antenna, Lacthup, Litho. Good debugging and automation skills. Sound knowledge on CMOS device physics. Highly motivated and enthusiastic contributor in the team. Guided 100s of graduates and post graduates into VLSI career • Two port Register File –5nm FINFET • Dual port High Speed SRAM –7nm FINFET • Single port High Density SRAM –7nm FINFET • Analog Layouts (Opmamp, BGR, Resistors, Capacitors) –7nm FINFET • TEST CHIP (Dual port Register File, Single port High Density, Single port High Performance, CAM) – 7nm FINFET • Dual port High Performance SRAM –10nm FINFET • Dual port High Performance SRAM –16nm FINFET • Single port High Density, Performance SRAM –16nm FINFET • Pseudo Dual Port SRAM: 14nm FINFET • Pseudo Dual Port SRAM: 22nm SOI • Single Port Register File: 32nm SOI • I/O Layouts & Characterization

Ravi Siddanath

Over 13 years of semiconductors experience. Expertise in Memory compiler Layout and Tiler/Netlister...
Bengaluru, Karnataka, India

*50 free lookup(s) per month.

Ravi Siddanath’s Email rsiddanath@broadcom.com

Ravi Siddanath’s Phone Numbers

Get RAVI’s Phone Number (For Free)

Social Media

Ravi Siddanath’s Location Bengaluru, Karnataka, India

Ravi Siddanath’s Current Industry

Ravi Siddanath’s Prior Industry Ibm | Texas Instruments

Find accurate emails & phone numbers for over 700M professionals.

Principal Engineer

Present

Memory Layout Engineer

2011-01-01 00:00:00 - 2013-06-01 00:00:00

Io Layout Designer

2007-07-01 00:00:00 - 2010-12-01 00:00:00

No Skills Available

No Languages Available

Ravi Siddanath is a Over 13 years of semiconductors experience. Expertise in Memory compiler Layout and Tiler/Netlister development. Worked on technology nodes from 90nm to 5nm. Hands on experience with Bulk CMOS, SOI CMOS, FINFET. Expertise in DRC, LVS, ERC, EMIR, DFM, Antenna, Lacthup, Litho. Good debugging and automation skills. Sound knowledge on CMOS device physics. Highly motivated and enthusiastic contributor in the team. Guided 100s of graduates and post graduates into VLSI career • Two port Register File –5nm FINFET • Dual port High Speed SRAM –7nm FINFET • Single port High Density SRAM –7nm FINFET • Analog Layouts (Opmamp, BGR, Resistors, Capacitors) –7nm FINFET • TEST CHIP (Dual port Register File, Single port High Density, Single port High Performance, CAM) – 7nm FINFET • Dual port High Performance SRAM –10nm FINFET • Dual port High Performance SRAM –16nm FINFET • Single port High Density, Performance SRAM –16nm FINFET • Pseudo Dual Port SRAM: 14nm FINFET • Pseudo Dual Port SRAM: 22nm SOI • Single Port Register File: 32nm SOI • I/O Layouts & Characterization – 45nm, 60nm, 90nm