Rakesh Gupta Kasanagottu Email & Phone Number | * Extensive hands on experience in analog and mixed signal layout design. * Responsible for layout development for many critical blocks like PLL, DAC, Rotator, OpAmp, BandGaps etc. * Experienced in block level and Chip level floor-planning. Have also got rich experience in chip level physical verification. Technical Experience: - 22nm SOI, 32nm SOI, 45nm SOI IBM process. - Deep sub micron Analog Layout Design (PLL, Rotator and transmitter blocks, Amplifiers,DACs, Bandgaps, high precision Op-Amps) - Thorough knowledge of complete design flow from scratch to verification. - Thorough knowledge of physical verification tools. - Floor planning and power busing plan and design - Layout responsibility for all aspects of a project. Specialties: Delivering high quality and functional layout design based on specification and indication of the circuit design engineer, Possesses various experience in terms of layout design, methodology, strategies, design complexities, time management, design consideration like device matching,crosstalk& shielding . Ability to work efficiently under pressure.

Rakesh Gupta Kasanagottu

* Extensive hands on experience in analog and mixed signal layout design. * Responsible for layout...
United States

*50 free lookup(s) per month.

Rakesh Gupta Kasanagottu’s Phone Numbers

Get RAKESH’s Phone Number (For Free)

Social Media

Rakesh Gupta Kasanagottu’s Location United States

Rakesh Gupta Kasanagottu’s Current Industry Globalfoundries

Rakesh Gupta Kasanagottu’s Prior Industry Cyient | Infotech Enterprises | Ttm

Find accurate emails & phone numbers for over 700M professionals.

Smts Td Product Engineer

2016-05-01 00:00:00 - Present

Team Lead

2015-04-01 00:00:00 - 2016-04-01 00:00:00

Senior Custom Layout Engineer

2013-04-01 00:00:00 - 2015-03-01 00:00:00

Internship

2009-03-01 00:00:00 - 2009-11-01 00:00:00

No Skills Available

No Languages Available

Rakesh Gupta Kasanagottu is a * Extensive hands on experience in analog and mixed signal layout design. * Responsible for layout development for many critical blocks like PLL, DAC, Rotator, OpAmp, BandGaps etc. * Experienced in block level and Chip level floor-planning. Have also got rich experience in chip level physical verification. Technical Experience: - 22nm SOI, 32nm SOI, 45nm SOI IBM process. - Deep sub micron Analog Layout Design (PLL, Rotator and transmitter blocks, Amplifiers,DACs, Bandgaps, high precision Op-Amps) - Thorough knowledge of complete design flow from scratch to verification. - Thorough knowledge of physical verification tools. - Floor planning and power busing plan and design - Layout responsibility for all aspects of a project. Specialties: Delivering high quality and functional layout design based on specification and indication of the circuit design engineer, Possesses various experience in terms of layout design, methodology, strategies, design complexities, time management, design consideration like device matching,crosstalk& shielding . Ability to work efficiently under pressure.