Rajesh Jagannath Pmp Email & Phone Number | Highly motivated engineer seeking a challenging break to solve engineering problems with Machine learning as applied to Internet of Things(IoT), ADAS ( Advanced Driver Assistance Systems) and Networking applications and Predictive Modeling. Seasoned Design Verification Engineer with 10 years of experience in functional Verification of complex processors supporting new product introductions such as MIPSv6(Samurai) and ARMv8 (X-Gene)Processors. Utilizes planned verification strategies with a methodical, detailed and thorough approach to complex engineering challenges. Leadership in hiring, mentoring and leading high performance teams in verification of Cache Coherence systems Uses data driven metrics for coverage as well as functional verification closure. Excellent team player with effective written and oral communication skills. Specialties: Python, R, OVM/UVM framework, System Verilog, constraint solver, constrained random methodology, Xprop, gate-level simulation, OOP, C/C++, Perl, ARMv8, MIPSv6 and SPARC ISA assembly, SVA, OVL assertions, Multi-core, multi-thread, multi-cluster, RISC, multi-level Cache , memory Sub-systems, on-chip and inter-node Coherence as well as Multi-threaded RISC processor , clustering, classification, linear regression, logistic regression, numpy, pandas, PCA, feature selection, feature engineering, supervised learning, machine learning, statistical learning, dimension reduction, bootstrap

Rajesh Jagannath Pmp

Highly motivated engineer seeking a challenging break to solve engineering problems with Machine l...
Sunnyvale, California, United States

*50 free lookup(s) per month.

No credit card required.

Rajesh Jagannath Pmp’s Email r.jagannath@fb.com

Rajesh Jagannath Pmp’s Phone Numbers

Get RAJESH’s Phone Number (For Free)

Social Media

Rajesh Jagannath Pmp’s Location Sunnyvale, California, United States

Rajesh Jagannath Pmp’s Current Industry Facebook

Not the Rajesh Jagannath Pmp you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Facebook

Verification Engineer

2018-07-01 00:00:00 - Present

Imagination Technologies

Principal Engineer

2013-10-01 00:00:00 - 2018-06-01 00:00:00

Applied Micro Circuits

Principal Engineer (Verification)

2011-05-01 00:00:00 - 2013-09-01 00:00:00

Oracle

Hardware Engineer

2010-02-01 00:00:00 - 2011-05-01 00:00:00

Sun Micro

Member of Technical Staff

2005-09-01 00:00:00 - 2010-01-01 00:00:00

Ubicom Inc Mountain View

Design Verification Consultant

2004-12-01 00:00:00 - 2005-07-01 00:00:00

Bookham Technology Sunnyvale

Sr. Engineer

2004-03-01 00:00:00 - 2004-11-01 00:00:00

Lsi Logic

Senior VLSI Design Engineer

2000-06-01 00:00:00 - 2003-03-01 00:00:00

C Cube Microsystems Milpitas

Validation Engineer II

1997-06-01 00:00:00 - 2000-05-01 00:00:00

Skills

No Skills Available

Languages

No Languages Available

FAQ About Rajesh Jagannath Pmp

Rajesh Jagannath Pmp is located at
Sunnyvale, California, United States

Rajesh Jagannath Pmp is a Highly motivated engineer seeking a challenging break to solve engineering problems with Machine learning as applied to Internet of Things(IoT), ADAS ( Advanced Driver Assistance Systems) and Networking applications and Predictive Modeling. Seasoned Design Verification Engineer with 10 years of experience in functional Verification of complex processors supporting new product introductions such as MIPSv6(Samurai) and ARMv8 (X-Gene)Processors. Utilizes planned verification strategies with a methodical, detailed and thorough approach to complex engineering challenges. Leadership in hiring, mentoring and leading high performance teams in verification of Cache Coherence systems Uses data driven metrics for coverage as well as functional verification closure. Excellent team player with effective written and oral communication skills. Specialties: Python, R, OVM/UVM framework, System Verilog, constraint solver, constrained random methodology, Xprop, gate-level simulation, OOP, C/C++, Perl, ARMv8, MIPSv6 and SPARC ISA assembly, SVA, OVL assertions, Multi-core, multi-thread, multi-cluster, RISC, multi-level Cache , memory Sub-systems, on-chip and inter-node Coherence as well as Multi-threaded RISC processor , clustering, classification, linear regression, logistic regression, numpy, pandas, PCA, feature selection, feature engineering, supervised learning, machine learning, statistical learning, dimension reduction, bootstrap

Rajesh Jagannath Pmp currently works in the Facebook |

No Languages Available

Rajesh Jagannath Pmp has prior
experience in the following industries:
Imagination Technologies | Applied Micro Circuits | Oracle | Sun Micro | Ubicom Inc Mountain View | Bookham Technology Sunnyvale | Lsi Logic | C Cube Microsystems Milpitas

Rajesh Jagannath Pmp has the following professional experience:
Facebook | Imagination Technologies | Applied Micro Circuits | Oracle | Sun Micro | Ubicom Inc Mountain View | Bookham Technology Sunnyvale | Lsi Logic | C Cube Microsystems Milpitas