Martin Mok Email & Phone Number | Experience in System design for different revenue products, workstation, Blade Servers, Rack mount servers, Fabric Extender, 10G, 40G, 100G and 200G network switches and IO. Responsible of writing detailed design specifications, developing schematic designs, supervising PCB layout and performing system level bring-up and design validation. Developing test plans and scripts to validate designs and assist in the production release. Specialties: 10G SFP+, 40G QSFP SR, 10GBaseT, 100GBase SR/CR/KR Signal Integrity, Power Integrity, Cadence concept schematic design and Allegro layout tool. IXIA, High-speed system design; Digital logic design; PCB design; Logic Analyzer; BERT scope.

Martin Mok

Experience in System design for different revenue products, workstation, Blade Servers, Rack mount s...
Santa Clara, California, United States

*50 free lookup(s) per month.

Martin Mok’s Phone Numbers

Get MARTIN’s Phone Number (For Free)

Social Media

Martin Mok’s Location Santa Clara, California, United States

Martin Mok’s Current Industry Nvidia

Martin Mok’s Prior Industry Cisco | Sun Microsystem

Find accurate emails & phone numbers for over 700M professionals.

Senior Data Center Product Development Engineer at Nvidia

2021-12-01T00:00:00.000Z - Present

Technical Leader - Hardware Design Engineering at Cisco Cloud computing and Server Development

2009-06-01T00:00:00.000Z - 2021-12-01T00:00:00.000Z

Sr. Hardware Design Engineer

1998-01-01T00:00:00.000Z - 2009-05-01T00:00:00.000Z

No Skills Available

No Languages Available

Martin Mok is a Experience in System design for different revenue products, workstation, Blade Servers, Rack mount servers, Fabric Extender, 10G, 40G, 100G and 200G network switches and IO. Responsible of writing detailed design specifications, developing schematic designs, supervising PCB layout and performing system level bring-up and design validation. Developing test plans and scripts to validate designs and assist in the production release. Specialties: 10G SFP+, 40G QSFP SR, 10GBaseT, 100GBase SR/CR/KR Signal Integrity, Power Integrity, Cadence concept schematic design and Allegro layout tool. IXIA, High-speed system design; Digital logic design; PCB design; Logic Analyzer; BERT scope.