Mark Wolski Email & Phone Number | Experienced Staff Design Engineer with a demonstrated history of working in the server, networking, mobile, and embedded microprocessor industry with an emphasis on performance at low power. Design skills include architecture feedback, clean-sheet microarchitecture, RTL entry, verification and debug, interaction with PD team, timing closure, some synthesis, and gate level changes. Focus areas include L3 datapath logic, coherent L2 cache design, crossbar design, CPU load/store unit and instruction dipatch unit design, and on-chip memory controller. Strong engineering professional with a Bachelor of Science (BS) in Electrical Engineering from Northwestern University.

Mark Wolski

Experienced Staff Design Engineer with a demonstrated history of working in the server, networking,...
4837 Holly Brook Drive, Apex, United States

*50 free lookup(s) per month.

Mark Wolski’s Email mark.wolski@intel.com

Mark Wolski’s Phone Numbers +1 919-678-****

Get MARK’s Phone Number (For Free)

Social Media

Mark Wolski’s Location 4837 Holly Brook Drive, Apex, United States

Mark Wolski’s Current Industry Intel

Mark Wolski’s Prior Industry Qualcomm | Ibm

Find accurate emails & phone numbers for over 700M professionals.

Senior Design Engineer

2018-08-01 00:00:00 - Present

Staff Design Engineer

2012-12-01 00:00:00 - 2018-08-01 00:00:00

Advisory Level PowerPC Processor Development Engineer

2005-03-01 00:00:00 - 2012-12-01 00:00:00

No Skills Available

No Languages Available

Mark Wolski is a Experienced Staff Design Engineer with a demonstrated history of working in the server, networking, mobile, and embedded microprocessor industry with an emphasis on performance at low power. Design skills include architecture feedback, clean-sheet microarchitecture, RTL entry, verification and debug, interaction with PD team, timing closure, some synthesis, and gate level changes. Focus areas include L3 datapath logic, coherent L2 cache design, crossbar design, CPU load/store unit and instruction dipatch unit design, and on-chip memory controller. Strong engineering professional with a Bachelor of Science (BS) in Electrical Engineering from Northwestern University.