Mark Steigerwald
Experienced in netlist to GDS creation (logic synthesis, floorplanning and partitioning, place and r...
San Jose, California, United States
*50 free lookup(s) per month.
No credit card required.
Mark Steigerwald’s Email mark.steigerwald@mentor.com
Social Media
Mark Steigerwald’s Location San Jose, California, United States
Mark Steigerwald’s Current Industry Mentor Graphics
Mark Steigerwald’s Prior Industry Sintegra | Broadcom | Netlogic Microsystems | Oracle | Sun Microsystems | Nexsi Systems | Intel
Not the Mark Steigerwald you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience
Mentor Graphics
Calibre Applications Engineering
2019-03-01 00:00:00 - PresentSintegra
Director of Consulting Services
2017-03-01 00:00:00 - 2019-03-01 00:00:00Broadcom
Full Chip Lead Designer, IC Design Engineering
2012-02-01 00:00:00 - 2016-12-01 00:00:00Netlogic Microsystems
Full Chip Lead Designer
2010-07-01 00:00:00 - 2012-02-01 00:00:00Oracle
Physical Design Lead, Hardware Development
2010-02-01 00:00:00 - 2010-06-01 00:00:00Sun Microsystems
Physical Design Lead
2002-04-01 00:00:00 - 2010-02-01 00:00:00Nexsi Systems
Design engineer
2000-02-01 00:00:00 - 2002-04-01 00:00:00Intel
Circuit Design Engineer
1995-03-01 00:00:00 - 2000-02-01 00:00:00