Profile Picture

Mark Steigerwald

Experienced in netlist to GDS creation (logic synthesis, floorplanning and partitioning, place and r...
San Jose, California, United States

*50 free lookup(s) per month.

No credit card required.

Mark Steigerwald’s Email

Mark Steigerwald’s Phone Numbers

Social Media

Mark Steigerwald’s Location

Mark Steigerwald’s Current Industry

Mark Steigerwald’s Prior Industry

Not the Mark Steigerwald you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

🔍 Search

Work Experience

Mentor Graphics

Calibre Applications Engineering

2019-03-01 00:00:00 - Present

Sintegra

Director of Consulting Services

2017-03-01 00:00:00 - 2019-03-01 00:00:00

Broadcom

Full Chip Lead Designer, IC Design Engineering

2012-02-01 00:00:00 - 2016-12-01 00:00:00

Netlogic Microsystems

Full Chip Lead Designer

2010-07-01 00:00:00 - 2012-02-01 00:00:00

Oracle

Physical Design Lead, Hardware Development

2010-02-01 00:00:00 - 2010-06-01 00:00:00

Sun Microsystems

Physical Design Lead

2002-04-01 00:00:00 - 2010-02-01 00:00:00

Nexsi Systems

Design engineer

2000-02-01 00:00:00 - 2002-04-01 00:00:00

Intel

Circuit Design Engineer

1995-03-01 00:00:00 - 2000-02-01 00:00:00

Skills

No Skills Available

Languages

No Languages Available