Hari Prasath Email & Phone Number | 1.Excellent Knowledge in Memory layout Architecture design. 2.Excellent knowledge in ASIC design flow and full custom flow. 3.Strong understanding in CMOS layout design. 4.Having hands on experience in Memory layout design and Standard cell library design in 5nm, 7nm, 8nm, 10nm, 14nm, 16nmFF, 22nmFDSOI, 28nm, 40nm, 90nm, 130nm and 180nm technologies. 5.Excellent skill to debug DRC, DFM, LVS, ERC, EMIR, Antenna, latchup, etc physical verifications. 6.Good in technical knowledge to reduce parasitic and improve performance of cells. 7.Have experience in the following tools Cadence Virtuoso L/XL for layout/circuit,spectre for extraction,voltus-fi and Totem for EMIR, Mentor Graphic Calibre for lvs,drc,erc.

Hari Prasath

1.Excellent Knowledge in Memory layout Architecture design. 2.Excellent knowledge in ASIC design flo...
Bengaluru, Bengaluru, India

*50 free lookup(s) per month.

Hari Prasath’s Email hprasath@intel.com

Hari Prasath’s Phone Numbers +1 858-651-****

Get HARI’s Phone Number (For Free)

Social Media

Hari Prasath’s Location Bengaluru, Bengaluru, India

Hari Prasath’s Current Industry Intel

Hari Prasath’s Prior Industry L And T Technology Services | Dxcorr Design | Rv Vlsi Design Center Bangalore

Find accurate emails & phone numbers for over 700M professionals.

Layout Design Engineer

2021-01-01 00:00:00 - Present

Tech Lead

2016-12-01 00:00:00 - 2021-01-01 00:00:00

Member of Technical Staff

2013-07-01 00:00:00 - 2016-12-01 00:00:00

Full Custom layout designer

2012-09-01 00:00:00 - 2013-03-01 00:00:00

No Skills Available

No Languages Available

Hari Prasath is a 1.Excellent Knowledge in Memory layout Architecture design. 2.Excellent knowledge in ASIC design flow and full custom flow. 3.Strong understanding in CMOS layout design. 4.Having hands on experience in Memory layout design and Standard cell library design in 5nm, 7nm, 8nm, 10nm, 14nm, 16nmFF, 22nmFDSOI, 28nm, 40nm, 90nm, 130nm and 180nm technologies. 5.Excellent skill to debug DRC, DFM, LVS, ERC, EMIR, Antenna, latchup, etc physical verifications. 6.Good in technical knowledge to reduce parasitic and improve performance of cells. 7.Have experience in the following tools Cadence Virtuoso L/XL for layout/circuit,spectre for extraction,voltus-fi and Totem for EMIR, Mentor Graphic Calibre for lvs,drc,erc.