Emmanuel Muthu Email & Phone Number | RTL: Verilog Synthesis Tools: Xilinx ISE 12.4,Quartus II,Design Compiler Devices: Virtex 5,Virtex 4,Spartan 3 ,Spartan 6 and Stratix IV Simulation Tool: ModelSim,VCS DSP Tool: System Generator STA Tools: Xilinx P&R, PrimeTime Debugging Tool: Chiipscope Bus Protocol Standards: I2C, SPI and SFPDP Domain Knowledge: Design & development of efficient RTL with Timing closure Specialties: Involved in requirement study and analysis, preparation and review of Documents including Register Details, RTL & Schematic design and simulation for functional & timing closure. Responsible for coordinating with Hardware Design Team and Software Design Team. Client Interaction for ensuring requirements, accountable for proto Testing & qualification. Prepared & reviewed test cases, generated test report and test log.

Emmanuel Muthu

RTL: Verilog Synthesis Tools: Xilinx ISE 12.4,Quartus II,Design Compiler...
Bengaluru, Karnataka, India

*50 free lookup(s) per month.

Emmanuel Muthu’s Email emuthu@nvidia.com

Emmanuel Muthu’s Phone Numbers

Get EMMANUEL’s Phone Number (For Free)

Social Media

Emmanuel Muthu’s Location Bengaluru, Karnataka, India

Emmanuel Muthu’s Current Industry Nvidia

Emmanuel Muthu’s Prior Industry Wipro Worked For Intel | Data Patterns

Find accurate emails & phone numbers for over 700M professionals.

Senior ASIC Engineer

2013-04-01 00:00:00 - Present

Senior Project Engineer

2011-05-01 00:00:00 - 2013-03-01 00:00:00

FPGA Design Engineer

2006-11-01 00:00:00 - 2010-01-01 00:00:00

No Skills Available

No Languages Available

Emmanuel Muthu is a RTL: Verilog Synthesis Tools: Xilinx ISE 12.4,Quartus II,Design Compiler Devices: Virtex 5,Virtex 4,Spartan 3 ,Spartan 6 and Stratix IV Simulation Tool: ModelSim,VCS DSP Tool: System Generator STA Tools: Xilinx P&R, PrimeTime Debugging Tool: Chiipscope Bus Protocol Standards: I2C, SPI and SFPDP Domain Knowledge: Design & development of efficient RTL with Timing closure Specialties: Involved in requirement study and analysis, preparation and review of Documents including Register Details, RTL & Schematic design and simulation for functional & timing closure. Responsible for coordinating with Hardware Design Team and Software Design Team. Client Interaction for ensuring requirements, accountable for proto Testing & qualification. Prepared & reviewed test cases, generated test report and test log.