Archit Joshi Email & Phone Number | 17+ Years of Analog Design Expertise in SERDES, PLLs, FLLs, Equalizers & CDR design in 22-180nm CMOS BULK&SOI Technologies • Senior (Techno) Manager of SERDES team • Co-founder of Xintronix Ltd, based in Bristol U.K. • Full Analog design experience of 15Gbps Equalizer (DFE), CDR (PI, PLL based) and Transmitter for PON, CEI, USB3, SATA, PCIe, RapidIO, XAUI and MPhy, HDMI and DP standards. • Analog Design experience of state-of-the-art Fractional PLLs & FLLs. • Analog Design experience of LC oscillators, Bang-Gap, P,T compensators, crystal oscillators, low high speed Opamps, LVDS, Sub-LVDS etc. • Short experience of ESD protection device modeling, Verilog RTL coding. • Pursuing PhD from IIT Delhi.

Archit Joshi

17+ Years of Analog Design Expertise in SERDES, PLLs, FLLs, Equalizers & CDR design in 22-180nm CMOS...
Bengaluru, Karnataka, India

*50 free lookup(s) per month.

Archit Joshi’s Phone Numbers

Get ARCHIT’s Phone Number (For Free)

Social Media

Archit Joshi’s Location Bengaluru, Karnataka, India

Archit Joshi’s Current Industry Intel

Archit Joshi’s Prior Industry Invecas | Synopsys | Stmicroelectronics | Xintronix

Find accurate emails & phone numbers for over 700M professionals.

Principal Engineer

2021-01-01 00:00:00 - Present

Director

2017-05-01 00:00:00 - 2020-02-01 00:00:00

Staff Engineer, Analog Circuit Design

2015-03-01 00:00:00 - 2017-04-01 00:00:00

Senior Staff Engineer

2010-05-01 00:00:00 - 2015-03-01 00:00:00

Senior Analog IC designer and Co-Founder (UK)

2010-06-01 00:00:00 - 2011-05-01 00:00:00

No Skills Available

No Languages Available

Archit Joshi is a 17+ Years of Analog Design Expertise in SERDES, PLLs, FLLs, Equalizers & CDR design in 22-180nm CMOS BULK&SOI Technologies • Senior (Techno) Manager of SERDES team • Co-founder of Xintronix Ltd, based in Bristol U.K. • Full Analog design experience of 15Gbps Equalizer (DFE), CDR (PI, PLL based) and Transmitter for PON, CEI, USB3, SATA, PCIe, RapidIO, XAUI and MPhy, HDMI and DP standards. • Analog Design experience of state-of-the-art Fractional PLLs & FLLs. • Analog Design experience of LC oscillators, Bang-Gap, P,T compensators, crystal oscillators, low high speed Opamps, LVDS, Sub-LVDS etc. • Short experience of ESD protection device modeling, Verilog RTL coding. • Pursuing PhD from IIT Delhi.